This paper investigates the performance of word-packet, slotted unidirectional ring-based hierarchical direct networks in the context of large-scale shared memory multiprocessors. Slotted unidirectional rings are attractive because their electrical characteristics and simple interfaces allow for fast cycle times and large bandwidths. For large-scale systems, it is necessary to use multiple rings for increased aggregate bandwidth. Hierarchies are attractive because the topology ensures unique paths between nodes, simple node interfaces and simple inter-ring connections.
Introduction
In this paper we study the performance of large-scale, shared-memory multiprocessors that use a word-packet, ring-based hierarchical network. This class of architectures is of interest for several reasons. First, by distributing the shared memory among the processor modules, associating caches with each processor module, and locating the processor modules at the nodes of the network (that is, using a direct network), communication locality is exploited to reduce network tra c and memory latency.
Second, bit-parallel, unidirectional, slotted rings have been found to be e ective at maximizing link bandwidth in direct networks 26] . The advantages of unidirectional rings include: 1) with their point-to-point connections, they can run at high clock speeds, 2) it is easy to make full use of their bandwidth, 3) they provide a natural broadcast mechanism, and 4) they allow easy addition of extra nodes.
Third, a single slotted ring does not scale well, so multiple rings need to be interconnected. A hierarchical ring interconnection is attractive since it allows simple node interfaces and inter-ring connections. A node need only interface with its two ring neighbors. All inter-ring connections (regardless of system size) can be implemented using a two-by-two crossbar switch. Moreover, a hierarchy provides a unique path between any two nodes, which can be useful in the implementation of some cache consistency protocols 13] . A disadvantage of a hierarchy is the limited bandwidth near the root. However, this disadvantage is mitigated when there is su cient communication locality.
Our interest lies in the performance of this type of network within the context of a shared memory multiprocessor, not just in isolation. Consequently, in evaluating overall system performance, the e ects of memory cycle time, memory utilization, and aspects of the processor design that e ect the request rate need to be considered. Speci c issues of interest are the e ectiveness of techniques to hide memory latency such as multiple outstanding transactions and non-blocking reads, the use of memory banks, ring topology, communication locality, hot spots, and the relative speeds of the processors, memories, and rings. The transactions we consider are memory reads and writes of single words and block transfers.
Our approach in evaluating these issues is to accurately simulate an existing system using a detailed, packet-level simulator that can be validated against the existing system. For this purpose, we use the Hector prototype which is a multiprocessor of this class of architecture. Since we are interested in the performance of systems with on the order of 1024 processors, and since it is not clear how to extrapolate results from small systems, we have found it necessary to use synthetic workloads. Simulating instruction execution (as with Tango 12] ) on a large system would take prohibitively long, and using address traces from other systems is highly questionable.
The results of our study show the importance of system balance on performance. Large-scale systems inherently have large communication delays for distant accesses, so processor e ciency will be low, unless the processors can operate with multiple outstanding transactions using techniques such as prefetching, asynchronous writes and multiple hardware contexts. However with multiple outstanding transactions and only one memory bank per processing module, memory quickly saturates. Memory saturation can be alleviated by having multiple memory banks per processing module, but this shifts the bottleneck to the ring subsystem. While the topology of the ring hierarchy a ects performance | we show that topologies with a similar branching factor at all levels, except, possibly, for slightly smaller rings at the root of the hierarchy tend to perform best | the ring subsystem will inherently limit the throughput of the system. Hence increasing the number of outstanding transactions per processor beyond a certain point only has a limiting e ect on performance, since it causes some of the rings to become congested. An adaptive maximum number of outstanding transactions appears necessary to adjust for the appropriate tradeo between concurrency and contention as the communication locality changes. We show the relationships between processor, ring and memory speeds, and their e ects on performance.
In the next section we describe in more detail the systems we are examining, the simulation methodology, the system parameters, and the workload parameters. The experimental results are reported in Section three, and we conclude in Section four, together with a discussion of related work.
System and Workload Description
We have chosen the Hector architecture, developed at the University of Toronto, as the initial design point for our study. because it was designed speci cally for ring-base hierarchies and was implemented successfully. We choose to start from a design that has actually been implemented for two reasons. First, basing the study on an implementation helps to ensure that the performance of all system modules and their interactions are correctly captured; a more abstract system model might miss some of these. Second, by restricting the study to designs related to a carefully thought out implementation, we are focusing our attention on a realistic section of the design space and one we believe to be relatively promising with respect to scalability. We brie y describe Hector below; a more detailed presentation is given in 29, 27] . We then comment on the simulator, the system parameters, and the workload parameters.
The Hector Architecture
Hector is a shared-memory multiprocessor consisting of a set of stations that are interconnected by a hierarchy of unidirectional rings. Each station contains a collection of processor modules containing a processor, a local cache, and part of the main memory. A station is connected to the lowest level (or local) ring. Hector provides a at, global (physical) address space, and each station is assigned a unique contiguous portion of that address space, determined by its location. All processors can transparently access all memory locations in the system. Information transfer takes place by means of xed-size packets transferred in a bit-parallel format along a unique path through the ring hierarchy. Two types of ring interfaces control packet transfers, both of which are simple to realize. Station controllers control on-station tra c as well as local ring tra c at the station. They gate incoming packets from the ring onto the station, outgoing packets from the station onto the ring, and continuing packets from the previous ring interface on to the next ring interface. Packets on the ring have priority over packets from the station to minimize the time packets are bu ered at the station controllers. Inter-ring interfaces control tra c between two rings. Logically, an inter-ring interface corresponds to a 2 2 crossbar switch with FIFO bu ers. FIFO's are needed in order to be able to store packets if collisions occur, which can happen when, in a given cycle, input packets from both rings are to be routed to the same output. In order to minimize the remaining delay of packets that are descending the hierarchy, packets from the higher-level ring have priority over packets from the lower-level ring. Figure 1 depicts a Hector con guration with two levels in the ring hierarchy, where a global ring connects several local rings that in turn connect multiple stations. In this example, which corresponds to a prototype, a bus connects several processing modules to the local ring interface.
All communication in Hector occurs synchronously. During a given clock cycle, a packet can be transferred between two adjacent ring interfaces, from a station controller onto the station, or from the station onto the ring. A request for access to a non-local memory location initiates a packet transfer across the network. Following the terminology of the Scalable Coherent Interface protocol 22], each transaction involves a request and response subtransaction. A subtransaction typically entails the transmission of a single packet, but in the event of collisions and timeouts, several packets may be used. For example, to access a remote memory location, a request packet containing the address of the target memory is formed in a processing module and transferred to the ring via the local station controller. The packet then travels around the ring visiting one segment in each ring cycle. When the packet reaches the rst inter-ring interface on its path, it is either switched onto a higher level ring, or passed on to the next station controller on the same ring, depending on the destination address. The packet rst travels up the hierarchy to the level needed to reach the target station, and then descends the hierarchy to the target station where it is removed from the local ring.
The target station sends a response packet back to the requesting PM, along a similar path. In the case of a read transaction, the response packet contains the requested data. In the case of a write transaction, the request packet contains data in addition to the addressing information, and the response packet contains an acknowledgment. For writes, the response packet is sent back to the requesting station as soon as the write is queued at the target memory, so the latency of the actual memory operation is hidden.
It is possible that a request packet cannot be successfully delivered to the target memory. This can happen, for example, when there is congestion at the target memory and it cannot accept a further request when the packet arrives. In this case, the target station generates a negative acknowledgement packet, which is sent back to the requesting station so that it can retry the operation at a later time by retransmitting the request packet.
Simulator
We constructed a simulator that re ects the behavior of the packets on a cycle-by-cycle basis. The simulator was written using the smpl 19] simulation library. The batch means method of output analysis was used with the rst batch discarded to account for initialization bias. The batch termination criterion was that each processor had to complete at least some minimum number of requests. Early experiments showed that using a total number of requests completed over the entire system as the batch termination criterion can substantially underestimate mean response times since requests with long response times are underrepresented.
Using several workloads we validated the simulator from measurements collected on the Hector prototype. The base simulator was then extended to model features not present in the prototype, such as an arbitrary number of ring levels and ring cycle times di erent than the processor cycle time.
System Parameters
A hierarchical ring-based system can be characterized by the following parameters: system size (in processors), the relative processor, memory, and ring cycle times, the maximum number and type of transactions that a processor may have outstanding, whether a processors blocks until a read completes, ring topology, and the number of banks in each memory module.
Transaction latency refers to the entire time from when the request packet of a transaction is issued by a processor until the transaction completes (that is, until the response packet returns to the processor 1 ). There is a base, or contention-free, fraction of the transaction latency which is the number of cycles required to traverse the network twice and, for reads, the time to actually execute the memory operation in the absence of contention. The remaining fraction of the transaction latency is the number of additional cycles due to contention.
Exposed transaction latency is the fraction of the transaction latency during which the processor is blocked waiting for the transaction to complete. Thus, a memory cycle time of 30 processor cycles may imply a transaction latency of 100 processor cycles in a large system when the target memory is far from the source processor. Processor e ciency is the fraction of time a processor spends doing useful work averaged over all processors. Useful work includes the delay for references that are cache hits (we assume each processor has a local cache), but does not include the additional delay for cache misses.
If the processor blocks until each read or write completes, then the large transaction latency relative to processor cycle time implies a low processor e ciency. A number of techniques have been proposed to increase processor utilization over this base case, including relaxed memory consistency models, prefetching, and multiple hardware contexts 16]. Instead of assuming one technique versus another, we characterize their e ects by varying the maximum number of outstanding transactions a processor may have before blocking and by considering whether or not reads block. Thus, a processor does not block until either the number of its outstanding transactions has exceeded the maximum or, if reads block, a read cache miss occurs. The goal of both multiple outstanding transactions and non-blocking reads is to hide exposed transaction latency. One of the most e ective methods of allowing non-blocking reads and multiple outstanding transactions is to use multiple hardware contexts. When we consider the case of multiple outstanding transactions, we intentionally do not take into account any cycles lost due to hardware context switches. This assumption is based on recent work that suggests such context switches can be scheduled so as to avoid any lost cycles 7]. 1 For writes the response packet returns upon queueing of the request at the target memory so it is possible for the target memory to be still processing a write request after the transaction completes in the above sense.
To prevent network saturation we consider the implications of alternative ring topologies. The system topology can be speci ed by the branching factor at each level of the hierarchy starting at the number of stations on each local (or level 1) ring and with the last branching factor being the number of ring directly attached to the root ring. Thus, a topology L = (2; 3; 4) refers to a topology with 2 stations per level 1 ring, 3 level 1 rings per level 2 ring, and 4 level 2 rings connected by the root ring.
To prevent memory saturation we consider the use of multiple memory banks per memory module. We assume that a transaction for a particular target memory is equally likely to access any of the banks at that memory.
Workload Parameters
A detailed system simulator is needed in order to ensure that the important features of the architecture being studied are captured. Simulating a large system is also important since extrapolating from the results of a small system is questionable. The key to satisfying both of these concerns is to use a synthetic workload model. With such a model the number of transactions that need to be issued by each processor in order to obtain system performance measures is dramatically smaller than the number generated when simulating the execution of actual application programs. Moreover, the use of a synthetic workload sometimes allows clearer understanding of the signi cance of di erent workload parameters. Of course, the concern that has to be addressed is the realism of the workload model.
Our approach is to characterize the workload by the mean time between cache misses given a non-blocked processor (or equivalently by the request rate which is the inverse of the mean time), the probability that the cache miss is a read, and the communication locality. For the read cache miss probability we assume 0.7 throughout the study which is consistent with empirical statistics 15].
For the request rate we consider a rate of 0.01 to 0.05 cache misses per processor cycle (equivalently, 20 to 100 cycles between cache misses). This range choice is supported by a recent study of a number of application programs that observed a mean number of processor cycles of between 6 and 137 for shared data reads 7]. We assume that code and private data references (such as to a stack) always hit in the local cache. Factoring in shared data writes and shared data cache hits, yields a more realistic mean number of processor cycles between cache misses of at least 20.
We chose for our workload characterization to avoid accounting (at least explicitly) for cache coherence tra c. Cache coherence tra c could be included within a low-level workload model such as ours by providing a translation from a high-level workload model to a low-level workload model. We did a preliminary study of the e ect of such a translation for the case of software cache coherence using the approach developed by Adve, et.al. 1] . The resulting ranges for the low-level workload parameters were consistent with the ranges we consider 2 .
Most of the results presented in this paper assume one word transfers. Transfers larger than a word can arise from several sources: page migrations and replications, cache line transfers, and prefetching. With regard to page migrations and replications, parameter values greatly e ect the results. Since there are no clear value ranges to use, we chose to ignore them. For cache line transfers and prefetching of adjacent words on a cache miss we consider the use of page-mode DRAM access to transfer blocks of words. Thus, for example, upon a memory access, the rst word is provided by the memory after, say, 30 processor cycles, and successive words might be provided at intervals of between 5 to 10 processor cycles.
Communication Locality and Hot Spots
In a direct network, communication locality and hot spots can greatly a ect performance. Our clusters of locality model attempts to model communication locality. Intuitively, this model, for each processor, logically organizes all processors into clusters around that processor independent of the network topology. The rst cluster typically only contains the processor itself; the second cluster contains \near-by" processors; additional clusters contain processors further away. In our case, we view the processors as the leaves of the tree de ned by the ring hierarchy and number them left to right. The clusters are then de ned in terms of distance between two processors, which is the absolute di erence (modulo the size of the system) between the two processor numbers. For example, in the two cluster case, cluster 0 may be the source processor module itself and cluster 1 all of the remaining processor modules. In the three cluster case, cluster 0 may be the source processor module itself, cluster 1 the source processor module's set of \closest neighbors", and cluster 2 the remaining processors modules. De ning clusters in this manner is reasonable since it is likely that applications will be programmed in a manner independent of the particular branching factors present in a certain ring topology.
The probability that the target memory of a transaction is in a processor module of a particular cluster depends on the cluster. Among the processor modules of a cluster the probability of containing the target memory is uniformly distributed.
The communication locality model speci es the number of clusters, the number in each cluster, and the probability of a transaction's target being in each cluster. Thus, if there are 1024 processors in the system, then S = (1; 4; 1019) and P = (0:9; 0:8; 1:0) means that there are three clusters, cluster 1 has size 1 and probability 0.9 of being the target, cluster 2 has the 4 closest processing modules and has probability 0.8 of being the target given that the target is not in cluster 0, and cluster 3 has the remaining 1019 processing modules and has probability 1.0 of containing the target 2 The low-level software cache coherence model includes tra c due to posts and invalidates of cache lines. Assuming single word cache lines, it is possible to include this tra c within the read and write parameters.
given that the target is not in cluster 1 or cluster 2.
The clusters of locality model has been adopted because similar but simpler models have been shown to be e ective in studies of direct networks 25, 2, 3] and because the model exhibits memory access patterns similar to scienti c applications that have been examined on Hector. This is especially true for applications that have been optimized for NUMA systems and migrate and replicate data objects to improve locality.
A major type of non-uniform tra c is a hot spot; that is, a single memory that has an unusually high probability of being accessed by all or many of the processors. Early papers 23, 30] identi ed hot spots as a major cause of performance degradation in shared-memory interconnection networks. The degradation is exacerbated by \tree saturation" 23] which even obstructs memory tra c to non-hot spots locations. Signi cant progress has been made in reducing hot spot tra c, especially hot spot tra c due to synchronization. Techniques include separate synchronization networks (possibly with combining) 18] and hot-spot-free software algorithms that use distributed data structures 20]. Furthermore, ow control mechanisms may be useful, especially when hot senders (processors with usually high request rates or a high favoritism to the hot spot) are a factor. Evaluating alternative techniques for reducing hot spot tra c is outside the scope of this paper. Instead, we investigate the signi cance of the e ects due to hot spots on performance for this type of architecture.
Results
In this section we present the results of our experiments. The primary performance metric used is processor e ciency since it re ects overall system performance. To further understand the di erences identi ed by processor e ciency, a number of secondary metrics are examined. These include mean transaction latency and mean remote transaction latency (for accesses directed to non-local memory). Mean local transaction latency is relatively constant, because network traversal and contention is avoided and because local transactions have priority over remote transactions. We also consider memory and ring utilizations. For ring utilization we report only the average utilization of the rings at the level with the largest average utilization since that ring level has the dominant performance e ect.
The ranges of the input parameter values are shown in Table 1 . For all systems under consideration, the system size is 1024 processors, the probability that a transaction is a read is 0.7, and the size of cluster 1 is 1 (S 1 = 1). The system parameters studied are the system topology, the maximum number of outstanding transactions per processor, the use of blocking versus nonblocking reads, the number of memory banks per memory module, and the relative speed of the processor, ring, and memory. We refer to the latter as the cycle ratio and specify it by RXMY probability that a cache miss is a read P = (P 1 ; P 2 ; ; P m ) (0:95; 0:8; 1:0) to (0:9; 1:0) cluster probability for each of the m clusters S = (S 1 ; S 2 ; ; S m ) (1; 4; 1019) to (1; 1023) cluster size for each of the m clusters F 0.0-0.025 favorite memory probability Table 1 : System and workload parameters used in the simulations and their value ranges.
which means that each ring cycle is X times as slow as a processor cycle and the memory requires Y processor cycles to service one memory access. The workload parameters studied are the request rate, the communication locality, and the presence of hot spots. All simulation results reported in the section have con dence interval halfwidths of 1% or less at a 90% con dence level, except near saturation where the con dence interval halfwidths sometimes increase to a few percent. Section 4.1 describes the base system and its performance under di erent request rates and degrees of communication locality. In the following sections we examine the issues mentioned in Section 1. In Section 4.2 we consider the e ects of increasing the maximum number of outstanding transactions and whether reads block. Section 4.3 presents results on the use of multiple memory banks. The e ect of variations in ring topology is considered in Section 4.4. Section 4.5 considers hot spot tra c. Finally, Section 4.6 considers changes in the relative speeds of the processors, memories, and rings.
Base System Performance
For the base system, some variable parameters are xed as follows: a system topology of L = (16; 4; 4; 2; 2), one memory bank per memory module (B = 1), at most one outstanding transaction per processor (T = 1) (so that all transactions, including reads, block), and a cycle ratio of R2M30
(that is, the ring has a cycle time twice as long as that of the processor and memory requires 30 processor cycles per access).
The cycle ratio chosen is based on near-term expected timings. In particular, high-performance processors are now obtaining cycles times on the order of 5ns (such as in the DEC Alpha 11]). Although the IEEE SCI standard speci es a ring cycle time of 2ns, we assume a ring cycle time of 10ns. We do so because we de ne ring cycle time as the time required for a packet to move from the input of one station to the input of the next station. Such a transfer need not occur in a single ring cycle. For example, a recent performance study of the SCI ring 26] assumes (with no contention) four ring cycles for a packet to traverse a station and the link to the next station. The assumption that a memory cycle takes 30 processor cycles follows values used in recent studies 10].
Figure 2(a) shows how e ciency varies with the request rate, , for the base system as the cluster probabilities are varied. As the request rate increases, e ciency drops sharply to less than 40% at a request rate of 0.05 even for P 1 = 0:95 (where 95% of all accesses go to local memory). When there is a high degree of locality (that is, a cluster 1 probability of 90% or higher), memory utilization and maximum ring utilization are far from saturation. Hence, the non-contention component of the transaction latency is the primary cause of the decline in e ciency. In other words, e ciency is low because all of the transaction latency is exposed. For cluster 1 probabilities less than 90%, ring contention (for the level 4 rings, one level below the root ring) becomes substantial enough to e ect the latency and thus further decrease e ciency.
Next we considered the e ect of cluster size for the base system for several di erent cluster 1 probabilities, P 1 = 0:95; 0:9; 0:8. Figure 2 (b) plots e ciency as a function of the request rate for the case of P 1 = 0:9. Increasing the cluster 2 size from 4 to 16 or 32 (thus, spreading non-local accesses over a wider range) has minimal e ect on e ciency for any of the cluster 1 probabilities considered. One reason for this invariance in the base case is that the level 1 ring contains 16 processors; a transaction to a target memory on the same level 1 ring as the source processor imposes the same load regardless of the logical distance between the target memory's processor and the source processor. Consequently, the primary cause of increased load by increasing the cluster 2 size from 4 to 16 is due to increased tra c to adjacent level 1 rings. On the other hand, increasing the cluster 2 size to 1023 (that is, causing all non-local transactions to be uniformly distributed across the machine), has a major e ect on e ciency due to ring saturation (primarily the level 3 rings). Even for high locality (that is, P 1 = 0:95), a request rate of 0.03 causes a maximum ring utilization of over 90%. For P 1 = 0:80, the maximum ring utilization is 100% even at a request rate of 0.01.
We conclude that for the base system, processor e ciency can be quite low at high request rates. At cluster 1 probabilities of 90% or above and cluster 2 sizes on the order of 4 to 32 processors, the low e ciency is due to the long contention-free latency being exposed, which stems from the limit of one outstanding transaction per processor. At cluster 1 probabilities below 90% or cluster 2 size on the order of the system size for any considered cluster 1 probability, ring contention becomes a factor in increasing transaction latency. We examine below techniques to address both causes of low e ciency. 
Maximum Outstanding Transactions and Non-Blocking Reads
We next examine two techniques for increasing e ciency in the presence of long exposed latency: increasing the maximum number of outstanding transactions and allowing non-blocking reads.
Our assumptions are the same as the base system with cluster sizes S = (1; 4; 1019) and cluster probabilities P = (0:95; 0:8; 1:0). The e ects of allowing the maximum number of outstanding transactions, T, to be 1, 2, 4, 6, and 8 with and without reads blocking are described below. The rst experiment (not shown) varied the request rate for di erent T values assuming blocking reads. This might re ect, for example, a single context that is using a relaxed memory consistency model. Increasing T from 1 to 2 causes a small increase in e ciency (1% absolute change) and further increases in T have no signi cant e ect. Given that 70% of all transactions are reads, it is not surprising that increasing T has limited e ect. The remainder of this study, therefore, only considers non-blocking reads. Figure 3 (a) plots e ciency versus the request rate for di erent T values assuming non-blocking reads. Increasing T is e ective at substantially improving e ciency (to approximately 75% for T=4
and a request rate of 0.05). However, this increases tra c and hence contention, which in turn, increases latency, thus reducing the e ectiveness of increasing T to reduce exposed latency. For the cases of T=6 and T=8, the simulations did not complete under high request rates because of an excessive number of packets in the system arising from severe contention. Figure 3 As shown by Figure 4 , the primary cause of the contention is excessive memory utilization. The increase in ring utilizations at higher request rates is an indirect result of memory contention. Increased packet tra c arises from an increase in packet retries, which in turn is due to requests being turned back at saturated memories. Were it not for the retries, a doubling of the request rate from = 0:02 to = 0:04, should only increase ring tra c by 10%. We conclude that increasing the maximum number of outstanding transactions, given non-blocking reads, is e ective at increasing e ciency for the communication locality considered, but that memory saturation limits further e ciency improvements.
Multiple Memory Banks
We next consider dividing each memory module into multiple memory banks as a means of decreasing memory utilization. The system considered initially is the same as that considered in the for the S = (1; 4; 1019) case, and by considering P 1 = 0:95 and P 1 = 0:9 for the S = (1; 1023) case. For the case (not shown) of T = 2, going from 1 to 2 memory banks has some e ect on processor e ciency (the e ciency at request rate 0.05 increases from 56% to 64%). Adding more memory banks has little e ect on e ciency since the exposed part of the contention-free transaction latency is the limiting factor on e ciency, not memory contention.
With T = 4, on the other hand, there is enough concurrency so that the contention-free transaction latency is hidden and memory contention is the limiting factor for the ranges considered. This is shown in Figure 5 (a), which displays e ciency versus request rate for di erent numbers of memory banks. E ciency is now increased, at a request rate of 0.05 to over 90% for 4 memory banks, (B = 4). The cause for this improvement is the reduction in memory utilization as shown in Figure 5 (b).
The results for T = 6 are similar to those for T = 4 except that the e ciency is somewhat higher (over 95% at request rate 0.05 for B = 4) and memory and maximum ring utilizations change by a few percent. Figure 5 (c) plots the maximum ring utilization as a function of the request rate. The ring utilization is still low enough so that it has little e ect on transaction latency, but at the higher request rates it is approaching levels where it will have e ects. With only 1 or 2 memory banks, ring utilization is constrained at higher request rates by memory contention. A higher number of memory banks increases the processor e ciency by removing the memory bottleneck, which, in turn, increases the o ered load to the network and thus the ring utilization. However, the increase in ring utilization due to packet retries as seen in Figure 4 (b) is no longer present. The increase in ring utilization shown in Figure 5 (c) identi es a fundamental tradeo between maintaining a small value for T and improving processor e ciency. Increasing T has the potential for increasing contention by increasing memory and ring utilization. Consequently, increasing T in order to reduce the exposed latency can, after a point, provide minimal improvement. Thus, the tradeo is to choose a T value that is as small as possible while still achieving almost all of the possible improvement in processor e ciency. The above experiments indicate that for P = (0:95; 0:8; 1:0) and S = (1; 4; 1019), a value of T = 4 would be a good balance in this tradeo .
To further investigate this tradeo point, its sensitivity to the degree of communication locality was examined. The results (not shown) show that the tradeo point is highly sensitive. For P 1 = 0:9 (P 1 = 0:8) with S = (1; 4; 1019), request rates of 0.04 (0.02) or higher cause almost 100% maximum ring utilization. For P 1 = 0:95 (P 1 = 0:9) in the S = (1; 1023) case, request rates of 0.02 (0.01) or higher cause 100% maximum ring utilization. In all cases, the level 4 rings always have the highest utilization. Clearly, for these degrees of communication locality, a lower T is needed. Given the sensitivity of T relative to communication locality, an adaptive T level algorithm is clearly desirable. One decentralized approach is for each processor to decrease T when it observes latency of its transactions higher than expected, an indication of high network or memory contention. Likewise, each processor increases its T level when the actual latency of its transactions is as low as the contention-free latency would be. An alternative approach, using a centralized scheme that allows the T level to be adjusted system-wide, avoids potential fairness problems with the decentralized approach while introducing coordination overhead.
The above discussion shows that memory saturation can be a major limiting factor to increased processor e ciency and that the use of multiple memory banks is an e ective technique to remove this bottleneck. The increase in o ered load due to allowing multiple outstanding transactions and removal of the memory saturation causes ring utilization to increase and to saturate for some reasonable tra c patterns. The appropriate number of outstanding transactions to allow is a tradeo between concurrency and contention, which is highly sensitive to the degree of communication locality. An adaptive maximum number of outstanding transactions may be useful for adjusting to this tradeo as the communication locality changes.
Ring Topology
Ring utilization is also a ected by the topology of the ring hierarchy. To evaluate the signi cance of the ring topology, we rst analyzed the maximum transaction latency in a ring hierarchy when each access goes to the most distant memory; that is, when the request and response packets must traverse all of the levels in going from the source to the target memory and back. If both request and response subtransactions are considered together, then each traversed ring is completely traversed exactly once. A complete traversal of a ring with a branching factor L i takes L i + 1 ring cycles if the ring is not the root ring (one cycle for each L i child inter-ring interface or station plus one for the parent inter-ring interface). A complete traversal of a ring with a branching factor L i takes L i ring cycles for the root ring. Thus, the contention-free maximum transaction latency, ML, for a We computed ML for a number of di erent topologies. For all the topologies that have the same number of levels we chose the one with the lowest ML value and plotted them in Figure 6 . Although a memory latency of 30 is assumed in order to be consistent with the R2M30 cycle ratios used in the other simulations, mem simply causes a constant shift. The optimum topology has 5 levels and is L = (4; 4; 4; 4; 4). For a given number of levels, topologies with the best ML values minimize large branching factors except possibly for a larger branching factor at the root since the root ring is only traversed once. The relative performance of topologies with di erent numbers of levels is determined by the balancing of two factors: 1) larger branching factors have the disadvantage of requiring the packet to traverse extra links to reach the next level, and 2) larger number of levels has the disadvantage of increasing the total number of inter-ring interfaces in the system.
Although the above analysis shows that balanced topologies are best, the analysis ignores more realistic tra c patterns and contention. The above analysis represents the worst case, in which all accesses are to memories for which the contention-free transaction latency is maximum. This tra c pattern will cause ring saturation unless the request rate is extremely low and is unrealistic. For the next set of experiments we consider tra c patterns that are more realistic and that our previous experiments indicate will probably cause the network to be heavily utilized, but not saturated. The preliminary comparison considered the topologies with the best ML value for each level and used the tra c pattern P = (0:95; 0:8; 1:0); S = (1; 4; 1019) with T = 4; B = 4. For each request rate, we normalized the results against the worst mean remote transaction latency for that topology and plotted them in Figure 7 .
The qualitative behavior of the alternative topologies is similar to that of the normalized ML values in that topologies with 4 to 6 levels tend to be superior. As Figure 7 shows, under high tra c loads, having too few levels can hurt performance substantially and, under low tra c loads, having too many levels also hurts performance. For request rate 0.05, a large number of levels does not degrade performance. This invariance is due to root ring contention. Some of the best topologies by ML value have a large branching factor at the root. For these topologies the root ring contention masks any other performance changes due to a large number of levels. Because topologies with 4 to 6 levels appear to perform better, we then examined in more detail the performance of alternative topologies with that many levels under three tra c patterns. The three tra c patterns we considered are: Besides the topologies that the ML analysis indicated were optimal we considered several others that had somewhat larger branching factors at the lower ring levels. The rationale is that the previous experiments indicated that the higher ring levels had the highest utilization. Consequently, reducing the branching factor at the higher ring levels might be advantageous. Table 2 lists the topologies considered. The index associated with each topology in Table 2 denotes that topology in Figure 8 . The topologies with indices 1-3 are the best for their number of levels by ML values. Figure 8 plots the maximum ring utilization for the investigated topologies for the three tra c patterns. The best topologies, as measured by ML, do not perform especially well. The baseline topology (16; 4; 4; 2; 2) that we have been using in earlier experiments performs well, but the relative performance depends on the tra c pattern. Any of the topologies numbered 4 through 10 seem to be an acceptable choice with none of them clearly superior.
We conclude that the best contention-free topology, as measured by maximum transaction latency, and the one least sensitive to contention has between 4 and 6 levels. The best of these topologies tend to have uniform branching factors at the di erent levels except that somewhat larger Figure 8 . Table 2 .
branching factors at the lower levels also do well. The relative performance of the best topologies depends on the tra c patterns and also on the performance measure (mean remote transaction latency or maximum ring utilization).
Hot Spot Tra c
The results presented so far are based on a communication locality model where the tra c within a cluster is uniformly distributed. In this subsection we examine the behavior of the system in the presence of a hot spot. To perform the analysis, we assume that a transaction from any processor has probability F of addressing the hot spot memory. The remaining transactions are distributed according to the standard communication locality model. Moreover, we assume P = (0:95; 0:8; 1:0); S = (1; 4; 1019); B = 4; T = 1; L = (16; 4; 4; 2; 2). In all of the experiments reported so far, the simulated system has had a memory queue length of 9. When there is no hot spot tra c and four memory banks, this queue length is su cient so that queue over ow is extremely unlikely at tra c loads which do not saturate the memory itself. It is possible that with with a hot spot a longer memory queue is needed. Consequently, in this section we consider queue lengths of 9 and 36. Figure 9 (a) evaluates the e ect of the hot spot on overall system performance by plotting mean remote transaction latency (for all remote transactions in the system) versus request rate for di erent favorite memory probabilities for a memory queue of length 9. The request rate needed to cause latency to signi cantly increase depends greatly on the favorite memory probability. It is clear that favority memory probabilities of 1% or more are not supportable at reasonable request rates with respect to overall system performance. Figure 9 (b) uses a queue length of 36. The change in queue length has some e ect, but the qualitative behavior is the same.
That the degradation in performance in Figure 9 is large once a critical request rate is reached is due to the negative feedback e ect of packet retries. The favoritism to the hot spot memory imposes additional load on three resources: the hot spot memory, the queue for the hot spot memory, and the network near the hot spot memory. As contention for these resources increases, some of the access request packets destined for the hot spot memory or nearby memories will be negatively acknowledged and then resent. The above experiments indicate that all three resources contribute to performance degradation. The hot spot memory itself is clearly a factor due to its high utilization, but we can not actually saturate it. For both queue lengths of 9 and 36, workloads that cause mean remote latencies to be in the hundreds, have hot memory utilizations between 85% and 98%. Memory queue over ow is a factor since a memory queue of 36 has lower mean remote latencies and higher hot memory utilizations than a memory queue of 36. Network saturation of rings near the hot memory is a factor since measurements of the queues at the IRIs near the hot memory show long queues. F=2.0% 4 Figure 9 : Hot spot. How large of a request rate can be supported for di erent favorite memory probabilities before overall system performance degrades as measured by mean remote transaction latency. Figure 9 (a) has a memory queue 9 deep. Figure 9 (b) has a memory queue 36 deep.
As mentioned in Section 2, with respect to hot spots, our goal is to understand their signicance within this class of systems, instead of evaluating alternative solutions. Without techniques to alleviate hot spots, our experiments indicate that such systems can become unstable at favorite memory probabilities on the order of 1% to 2% under reasonable request rates. If the memory queues are of inadequate length, signi cantly lower favorite memory probabilities can cause instability. The techniques proposed in the synchronization literature 20, 18] (such as separate synchronization networks with combining or software algorithms using distributed data structures) will likely reduce the likelihood of hot spots. The simulated system does provide ow control in that the number of cycles before a source processing module submits a retry is a function of the number of retries previously sent 27]. More sophisticated ow control mechanisms could be considered. One possibility is that the destination module could return with the negative acknowledgement an indication of how congested it is. The source module could use this information in choosing a wait period.
Relative Speed
So far we have assumed a xed ratio of the processor, memory, and ring speeds, namely R2M30.
In this section, we examine the e ect of varying this ratio on the conclusions drawn in the previous sections. Since processor speeds seem to be increasing faster than memory or interconnect speeds, three cases are considered for which the processor speed is increased by 100% and the memory cycle remains unchanged (and thus is now 60 processor cycles). The rst case assumes that the ring cycle time remains unchanged at 4 processor cycles, whereas the second case assumes a 50% reduction and the third case, assumes a 75% reduction in ring cycle time. The cases are denoted R4M60, R2M60, and R1M60, respectively. We assume T = 4; B = 4; L = (16; 4; 4; 2; 2); P = (0:95; 0:8; 1:0); S = (1; 4; 1019). Figure 10 (a) plots e ciency versus request rate for the three cases as well as for R2M30, our base case. The faster processor causes e ciency to drop somewhat in comparison to R2M30, but, surprisingly, the drop is essentially identical for all three cases. (In noting the high e ciency of R2M30 it is important to remember that, relatively speaking, the processor in this case is only executing instructions at half the speed of the other cases.) Figure 10 (b) plots maximum ring utilization versus request rate for all of the cases and shows that the similar behavior with respect to e ciency masks major di erences with respect to ring utilization. (There is little di erence among the cases with respect to memory utilization.) In fact the ring saturation of R4M60 suggests that processor e ciency for that case should start dropping if the o ered load is increased further. To test this hypothesis we redid the experiment with P = (0:9; 0:8; 1:0). Figure 11 Returning to our base case, we then considered the e ect of our assumption that a memory cycle equals 30 processor cycles. One of our conclusions had been that as we increased T to hide the exposed transaction latency, memory saturation became a limiting factor. We then used multiple memory banks to allow higher processor e ciency. Now we return to one memory bank to see how sensitive our results are to memory cycle time. We assume T = 4; B = 1; L = (16; 4; 4; 2; 2); P = (0:95; 0:8; 1:0); S = (1; 4; 1019) and that a ring cycle equals 2 processor cycles and vary memory cycle time from 10 to 40 processor cycles. Figure 12 (a) plots e ciency versus request rate as memory cycle time, M, is varied. As M increases, e ciency drops which is partially due to an increase in the base transaction latency and partially due to increased contention. To understand the degree to which contention contributes to the drop in e ciency, we plot memory and maximum ring utilization versus request rate in Figure 12 given that T is raised adequately (e ciency is close to 100% with T = 4 in Figure 12 .
Block Transfers
The increase in the ratio of memory cycle time to processor cycle time has motivated the development of innovative memory technologies 24, 21] . The one approach we examine here is page-mode DRAM access. With page-mode access fetching of the rst word from memory requires raising both the row-access strobe line and the column-access strobe line. However, subsequent words on the same row in memory can be retrieved by just changing the column address and reraising the column-access strobe line. Thus, the access time for the rst word is unchanged, but the additional access time for subsequent words on the same row is sharply reduced. Page-mode access is a natural mechanism to support block transfer. The result of page-mode access is to increase the memory bandwidth and to reduce the average latency (as measured over all words fetched from memory). If we assume that the rst word fetched is a cache miss and the subsequent words are prefetches, then the use of page-mode access is only advantageous to the extent that the cache hit ratio is increased by spatial locality through the prefetching. Page-mode access had disadvantages in that memory and network utilization increase and there is increased potential for cache pollution (to the extent that the prefetched words are not referenced and cause the replacement of words that will be referenced). In addition, if the processor stalls until the last word fetched reaches the processor (instead of just until the rst word is fetched), the stall time on cache misses further increases.
The extent to which the use of page-mode access increases the cache hit ratio is highly programdependent and out of the scope of this study. However, we can determine the extent to which the cache hit ratio needs to increase in order to compensate for the disadvantages of page-mode access. We conducted several experiments to determine the needed hit ratio increase at request rates 0.01% through 0.05%.
In all the experiments we xed the ring topology and the ratio of processor, ring, and memory speeds to the base case: L = (16; 4; 4; 2; 2) and R2M30, respectively. We assumed four memory banks, no hot spot tra c, and that each word of a block after the rst word takes 5 processor we also considered having at most one outstanding transaction. We considered four block sizes: 1, 2, 4, and 8 words. For all block sizes we assumed that the processor stall ends when the rst word reaches the processor. For all the communication localities and maximum numbers of outstanding transactions, increasing the block size degrades performance at all request rates by all of the measures of processor e ciency, mean request latency (measured by when the processor stall ends), memory utilization, and maximum ring utilization. The percentage degradation depends on the measure. The memory and maximum ring utilizations are more fundamental in the sense that their proximity to saturation determine the contention components of processor e ciency and request latency. Since the maximum ring utilizations are substantially higher than the memory utilizations in all the experiments, we chose to report the change to the maximum ring utilization. We characterize this change by the percentage the mean number of processor cycles between cache misses must increase in order for maximum ring utilization for a block size of b to equal the maximum ring utilization for a block size of 1. Thus, implicitly we are identifying the necessary change in the cache hit ratio.
The results for a communication locality of P = (0:95; 0:8; 1:0); S = (1; 4; 1019) and T = 1; 4 are plotted in Figure 13 . The behavior is suprising. The needed percentage increase in the number of processor cycle between cache misses is increasingly close to linearly independent of the request rate and the maximum number of outstanding transactions. The behavior (not shown) for the other three communication localities is similar. The percentage increases are also quite large. For example, over all the experiments there is one case where a block size of two words requires an increase of 13%. For all other cases a block size of two words requires an increase of between 33% and 90%. Whether increasing the block size to two words which cause such an improvement depends on the program and cache characteristics, but seems doubtful. That increasing the block size to more than two words would result in the needed improvement seems even more doubtful.
The above experiments assume that the processor stall ends after the rst word of the block reaches the processor. For the 8 word block size we repeated the above experiments considering the case in which the processor stall ends after the last word of the block reaches the processor. In comparison with the 8 word block size with the processor stall ending after the rst word returns, the change is minor. The memory and maximum ring utilizations decrease by a few percentage points. As expected, the mean remote request latency increases by the extra length of the remaining words of the block plus a contention factor and the processor e ciency, correspondly, drops be a few percent.
We conclude that using block transfers through page-mode DRAM access does not appear promising. Across many communication localities, request rates, maximum numbers of outstanding transactions, and block sizes, the extra tra c resulting from fetching the extra words signi cantly raises the network utilization as measured by the maximum ring utilization. The improvement in cache hit ratio due to a larger block size is program and cache dependent. However, the improvement in cache hit ratio needed to compensate for the increase in maximum ring utilization is large enough that it is doubtful that the improvement can be achieved. This result is speci c to very large systems with this type of network and might not apply to smaller systems or systems with other types of networks.
Conclusions

Related Work
Beside Hector several architectures based on slotted rings have been proposed including the CDC CYBERPLUS 14], the Express Ring 5], the IEEE SCI (Scalable Coherent Interface) standard 17, 22] , and the KSR-1 from Kendall Square Research 8, 6 ]. There have been performance studies of single slotted rings, but not of ring-based hierarchies. Previous studies of other shared-memory architectures with system models at the level of detail of our simulator have tended to only examine small systems (100 processors or less) 31, 9] .
The performance of branching factor topologies has been considered for bus hierarchies. The experiments by Vernon, J og, and Sohi 28] indicate that the best topologies had large branching factors at the low levels and small branching factors near the root. In contrast, our contentionbased experiments indicate that for ring-based systems, topologies with close to balanced branching factors are best. Somewhat larger branching factors at the lower ring levels sometimes do well, but very large branching factors at low ring levels perform poorly.
A recent analytical study by Agarwal examines the e ectiveness of multithreading on increasing processor e ciency 4]. This is relevant since multithreading is one of the main approaches for allowing multiple outstanding transactions. However, the system and workload characteristics Agarwal considers are signi cantly di erent than ours. The network is a k-ary, n-cube, memory access time is 10 processor cycles, tra c is uniform (any memory is equally likely to be the target memory of a cache miss), the cache miss ratio is a function of the number of threads, and the context switch overhead is nonzero. The largest di erence is in the role of memory. The Agarwal model does not take memory contention into account in determining transaction latency. Even if the model did, the signi cance of memory saturation occurring before network saturation (and thus, the importance of techniques to reduce memory utilization) would not be observed due to memory access time being 10 cycles (see our Figure 12 ).
Summary
In this paper, we presented the results of a simulation study to assess the performance of a sharedmemory multiprocessor, based on a hierarchical network of rings. Ring based systems are of interest because they can be run at very fast rates due to their use of short, unidirectional and point-topoint connections, and because of the use of simple node interfaces and inter-ring connections. Hierarchical systems are of interest because they are scalable. To ensure that the systems we simulated were realistic and realizable, we based them on a speci c system, Hector. To ensure that the simulator is correct and captures subtle system interactions, the simulator was validated using measurements of this prototype system.
Trace-driven simulation would produce questionable results and execution-driven simulation using complete applications would take prohibitively long when simulating a system this large at the level of detail desired for realism. Consequently, we introduced a synthetic workload model using parameter value ranges based on experience with applications. With this workload model we have shown how systems on the order of 1024 processors can be evaluated even with network and memory simulation at a detailed level.
The main results of this study are:
Without a high degree of locality in the data accesses of the applications running on this type of system, ring contention will cause the memory access latency to increase signi cantly. Locality can be achieved by proper data placement and by migrating and replicating data objects.
If processors do not have support multiple outstanding transactions (such as, prefetching, multiple hardware contexts, release consistency), then processor e ciency will be quite low due to the long memory access transaction latency even if there is no contention.
With multiple outstanding transactions, memory will quickly saturate if there is only one memory bank per processing module. Using multiple memory banks per processing module is an e ective way to reduce memory contention.
It is necessary to limit the number of multiple outstanding transactions per processor in order to limit network contention. The appropriate number is a tradeo between concurrency and contention, and we have found it to be highly sensitive to the degree of communication locality. We have proposed an adaptive approach for adjust for this tradeo as the communication locality changes.
With respect to topology, we have found that 1024 processor systems with between 4 and 6 levels in the hierarchy tend to perform better, although no one topology is best. We have also found that well-balanced systems (with a similar branching factor at all levels) tend to perform best. Slightly smaller rings at the root of the hierarchy reduce the potential for congestion at that point.
Hot spot tra c is considered. Saturation of the hot spot memory causes substantial degradation of overall system performance metrics (such as mean remote transaction latency) with favorite memory probabilities of 1% or higher.
Doubling the processor speed and keeping the memory cycle time constant caused a drop in processor e ciency due to the increased relative transaction latency. At the tra c patterns considered, the extent to which ring speed changes has a major e ect on maximum ring utilization. The e ect on processor e ciency is highly sensitive to communication locality.
Varying memory cycle time signi cantly e ects processor e ciency, memory utilization, and maximum ring utilization. Most notably, with one memory bank, the presence of memory saturation at o ered loads below those that cause ring saturation only occurs when the memory cycle time is 20 processor cycles or longer.
Prefetching through the use of block transfers imposes an additional load on the network. The improvement in cache hit ratio needed to compensate for the increase in maximum ring utilization is large enough that it is doubtful such prefetching is advantageous.
Other issues that warrant further investigation include the e ect of synchronization and ow control mechanisms on hot spot tra c, the e ectiveness of the proposed adaptive maximum number of outstanding transactions, the use of other DRAM techniques to compensate for long memory access times, and including in the tra c pattern, page migration and replication transactions.
